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Abstract—A novel nonlinear model for MESFET/HEMT devices is
presented. The model can be applied to low power (GaAs) and high
power (GaN) devices with equal success. The model provides accurate
simulation of the static (DC) and dynamic (Pulsed) I-V characteristics
of the device over a wide bias and ambient temperature range (from
−70◦C to +70◦C) without the need of an additional electro-thermal
sub-circuit. This is an important issue in high power GaN HEMT
devices where self-heating and current collapse due to traps is a
more serious problem. The parameter extraction strategy of the new
model is simple to implement. The robustness of the model when
performing harmonic balance simulation makes it suitable for RF and
microwave designers. Experimental results presented demonstrate the
accuracy of the model when simulating both the small-signal and large-
signal behavior of the device over a wide range of frequency, bias
and ambient temperature operating points. The model described has
been implemented in the Advanced Design System (ADS) simulator to
validate the proposed approach without convergence problems.
1. INTRODUCTION
The simulation of the DC and dynamic characteristics of MESFET
and HEMT devices as a function of bias (whether they be static
and/or dynamic), temperature and frequency has received much
attention over recent years [1–11]. Addressing these three areas with a
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nonlinear model which provides a good compromise between accuracy,
model complexity, and ease of parameter extraction has proved to be
troublesome. There is no doubt that the significant dependence of the
MESFET and HEMT I-V characteristics on frequency has played a
major role in this situation. The inter-dependence between trapping
effects and the thermal conditions of the device (whether they be
through self-heating or ambient) has also added to the simulation
difficulties [12–14].
With the arrival of GaN HEMT, the combination of higher
operating potentials and higher operating currents lead to higher power
dissipation levels which worsen the effects of self-heating and traps.
The latter leads to current collapse due to the gate- and drain-lag
phenomena [15–19]. For such devices the need for a more accurate
simulation model which accounts for such effects in a relatively simple
manner is imperative.
In this paper we present a novel nonlinear model, along with
the model topology, which simulates accurately the static and/or
dynamic I-V characteristics of MESFETs and HEMTs over a wide
bias and temperature region without the need of an additional electro-
thermal sub-circuit. In the new model, thermal and trapping effects
are simulated by modifying the parameters which define the nonlinear
current source Ids . The method employed to modify these parameters
so that such effects are taken into account represents the novelty of this
work. This approach also accounts for the inter-dependence between
trapping effect, the bias and thermal conditions of the device. This
approach reduces the model complexity considerably and leads to a
model that can be implemented in circuit simulators relatively easily.
The model described here has, for example, been implemented in the
Advanced Design System (ADS) simulator and its application has not
led to convergence problems.
Experimental results to be presented also show the model accuracy
when simulating the small- and large-signal behavior of low and high
power devices over a wide range of frequency, bias and ambient
temperature conditions. For one of the devices, the accuracy of the
model under large-signal conditions (output versus input power) is
also demonstrated.
We believe that the new approach described here can be, suitably
modified, applied to other models [20–23] to increase their accuracy
and area of operation without unduly increasing their complexity.
Reproduced courtesy of The Electromagnetics Academy
Progress In Electromagnetics Research, Vol. 124, 2012 165
2. I-V PULSED MEASUREMENTS AND NONLINEAR
MODELING
The measurement of the device I-V characteristics under pulsed
conditions offers significant advantages. For example, by adjusting
the pulse width and duty cycle the amount of self-heating can be
controlled or eliminated. The measurement frequency also enables the
characteristics to be observed once the frequency dispersion effect has
taken place. Performing the measurements from different static bias
points also enable the self-heating due to the power dissipated, the
current collapse and the interaction between the two be observed. To
demonstrate some of these points a high power 8×75µm AlGaN/GaN
HEMT manufactured by III-V LAB will be employed as a test vehicle.
This device was selected due to its high current handling capability
which enables the self-heating and effects of traps to be more clearly
observed. Later in the paper a lower power GaAs MESFET will also
be used to demonstrate the accuracy and generality of the modeling
approach described.
The experimental results presented in this paper were performed
with a pulse width of 1µs and a duty cycle of 0.001.
2.1. Trapping Effects: Current Collapse
The pulse measurement technique enables the phenomena of current
collapse (gate-lag and drain-lag) to be observed simply by measuring
the pulsed I-V characteristics of the device from different static bias
points. This should be clear since the state-occupancy of the traps is
dependent on the static operating point as well as the sudden change
in the electric field due to the change in the dynamic bias.
To observe the current collapse due to gate-lag it is only necessary
to measure the dynamic I-V characteristics from different DC bias
points with the drain-source at the static point of Vdscc = 0 V. Since it
is only the static gate-source potential that is varied this, and the pulse
test conditions, ensures that no self-heating takes place. The resulting
data, therefore, shows the effect of changes to the electric field on the
traps. This is demonstrated in Fig. 1.
The behavior of the data shown in Fig. 1 is normally attributed
to surface traps situated primarily between the gate and drain
terminals [24–27]. For large negative gate potentials the energy states
situated in the buffer region can, however, capture free charges and
augment the gate-lag effect [27, 28].
In the case of current collapse due to drain-lag, the pulsed I-V
measurements are performed in the same manner. This time it is
the static potential on the drain-source (Vdscc) which is varied with
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Figure 1. Pulsed I-V curves at
various static gate-source poten-
tials showing gate-lag effect for
the GaN device. Vgs range from
−4V to 0V.
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Figure 2. Pulsed I-V curves at
various static drain-source poten-
tials showing drain-lag effect for
the GaN device. Vgs range from
−4V to 0 V.
the gate-source set near to pinch-off thereby ensuring no self-heating.
Fig. 2 shows the pulsed I-V characteristics of the same device under
these conditions.
While the effects of gate-lag are normally attributed to surface
traps, the effects of drain-lag are mainly due to traps present in the
buffer and the substrate region [29, 30]. The problems that arise from
gate-lag can be reduced by improved passivation. Unfortunately, this
approach can not be used to reduce the effects of drain-lag [31–33].
2.2. Self-heating
The effect of self-heating is particularly important in devices able to
handle high power. The GaN device considered previously is a good
example of this. The effect of self-heating is quite noticeable in the DC
I-V characteristics. These normally show a pronounced negative slope
in the saturation region as the current and hence power dissipation
level increases. In Fig. 3 for example, we show the DC and dynamic
I-V characteristics of the device. The pulsed I-V characteristics were
measured from the static bias points of Vgscc = 0 V, Vdscc = 0V. The
negative slope in the drain current for the DC case, where there is
considerable self-heating, is quite marked against the pulsed I-V case
where there is no self-heating. For the Vgs = 0 V curve at a Vds value
of 30 V, for example, the percentage difference between the DC and
dynamic current values is 33%.
2.3. Ambient Temperature
In order to observe the effects of changing the ambient temperature
a number of pulsed I-V measurements of the GaN device were
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performed, from the static bias points of (Vgscc = −4V , Vdscc = 20 V)
and (Vgscc = 0V, Vdscc = 0V), using a temperature controlled
chamber. Fig. 4 shows the behavior of the device at +27◦C. For this
case the maximum drain-current (at Vgs = 0V) is degraded by 78 mA.
Fig. 5 shows the corresponding results at +70◦C. For the Vgs = 0V
curves, at the saturation region, the difference in the drain current at
the two bias points is 66 mA.
For both cases, it can be seen that a change in the ambient
temperature not only changes the value of the drain current but also
the distribution of the traps. These results indicate the importance of
the interaction between thermal effects and the bias conditions, and
hence trapping states, of the device in determining the drain-current
degradation.
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Figure 3. DC and pulsed I-V characteristics for the GaN device. Vgs
range from −4V to 0V with a voltage step size of 0.5 V.
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Figure 4. Pulsed I-V curves for
the GaN device at +27◦C from
two different bias points. Vgs
range from −4V to 0 V with a
voltage step size of 0.5V.
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Figure 5. Pulsed I-V curves for
the GaN device at +70◦C from
two different bias points. Vgs
range from −4V to 0 V with a
voltage step size of 0.5 V.
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2.4. Summary
The above results clearly shows the usefulness of the pulsed
measurement idea as a means of developing a nonlinear model able
to simulate the DC and dynamic I-V characteristics of the device over
a wide bias and ambient temperature region. The results also illustrate
the need to account for the inter-dependence between bias, thermal and
trapping effects. In the following sections a modeling approach which
satisfies these conditions is described.
3. DC AND DYNAMIC NONLINEAR MODEL
3.1. Drain-source Current Source
The nonlinear dependence of the drain-source current of the device
on the intrinsic gate-source and drain-source potentials is usually
expressed as:
Ids = f(Vgsi , Vdsi) (1)
In this expression f is a nonlinear function which describes the
dependence of the drain-source current Ids on the internal gate-source
Vgsi and internal drain-source Vdsi junction voltages. The limitation
of this approach is that the defining junction potentials can either
represent the DC or the dynamic (after the frequency dispersion effect
has taken place) junction potentials but not both. While a number of
suggestions have been proposed to overcome this problem [34–40] the
procedure illustrated below produces excellent results and is simple to
implement.
As described in reference [41], our initial approach was to modify
the general expression Ids as defined in (1) as:
Ids = f (Vgsicc , Vdsicc , Vgsi(t), Vdsi(t)) (2)
where Vgsicc and Vdsicc represent the intrinsic static potentials and
Vgsi (t) and Vdsi (t) represent the intrinsic dynamic potentials applied
to the device.
While the above approach worked well with low power devices,
for high power GaN HEMT structures the accuracy in reproducing
the dynamic I-V characteristics of the device was not good. This was
especially so for those cases where the potentials and current levels
were high. Following many measurements and modeling attempts on
a variety of GaN HEMT devices it was observed that the modeling
emphasis should be placed on the parameters which control the drain-
source current source rather than on the potentials which control the
current source.
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In view of the above, a new approach has been developed so
that a model able to accurately simulate the DC and dynamic I-V
characteristics at any operating bias point of the DC characteristics
and ambient temperature was achieved. This was performed simply
by making each parameter which defines the behavior of the nonlinear,
Ids , current source dependent on the static and dynamic bias points.
In this way each parameter of the model, which would normally be a
constant, vary as the DC bias (Vgsicc and Vdsicc) and the dynamic bias
(Vgsid and Vdsid ) vary. The expression developed to perform this for
each parameter takes the form:
pi = pi DC · (1 + λi · Vgsid + βi · Vdsid ) (3)
where pi represents parameter “i” of the nonlinear equation for
Ids , pi DC represents the value of parameter “i” acquired under DC
conditions and λi and βi simulate the dependence of parameter “i” on
the dynamic potentials Vgsid and Vdsid . The dynamic potentials are
defined as:
Vgsid = Vgsi(t)− Vgsicc ; Vdsid = Vdsi(t)− Vdsicc (4)
where Vgsicc and Vdsicc represent the static intrinsic potentials and
Vgsi (t) and Vdsi (t) represent the total intrinsic junction potentials
applied to the gate-source and drain-source junctions respectively.
Vgsid and Vdsid represent the difference between the static and dynamic
intrinsic potentials.
Expressions (3) and (4) have been carefully developed to ensure
that the DC and dynamic behavior of the device are accurately
reproduced. Notice that when no dynamic potential is applied (Vgsid =
0V, Vdsid = 0V) the parameter “i” of the model reduces to its DC
value pi DC.
The need to keep the expressions as simple as possible while at
the same time providing good accuracy over as wide an operating
range as possible figured highly. Developing an approach which reduces
convergence problems was also an important issue.
The above approach was implemented with the model topology
shown in Fig. 6. Notice the incorporation of the series RC networks
(Rgg-Cgg, Rdd-Cdd) in parallel with the intrinsic gate-source and
drain-source junctions [42]. These enable the extraction of the DC
component (Vgsicc and Vdsicc) and the dynamic component (Vgsid and
Vdsid ) which appear in Equations (3) and (4).
While the parameter estimation process is described in more
detail later on, here we briefly describe some of the general points
that should be borne in mind. Firstly the most appropriate model
to represent the nonlinear current source Ids should be decided on.
This will largely depend on the application. Once this issue has been
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Figure 6. The nonlinear model topology employed.
decided on, the DC parameters of the model selected for Ids should
be determined from DC I-V measurements at the reference ambient
temperature T0 of +27◦C (300K). The temperature dependency of
these DC parameters should then be determined (and the relevant
ambient temperature modeling parameters extracted) from DC I-
V measurements at different ambient temperatures. Finally, the
parameters that simulate the dynamic behavior of the device should
be determined from pulsed I-V measurements. These are performed
from different and carefully selected static bias points (referred to as
key points later on) at the reference ambient temperature point. Each
of the parameters of the model “pi” for Ids will, therefore, contain
components which simulate their dependency on the DC, dynamic and
ambient temperature conditions. Their form is:
pi = pi DCT · (1 + λi · Vgsid + βi · Vdsid ) (5)
where
pi DCT = pi DCTo + ki DC · (T − T0) (6)
where pi DCT is parameter “i” of the DC model for Ids at the ambient
temperature of interest T . pi DCTo is the value of the same parameter
at the reference temperature T0 and ki DC defines the temperature
dependence of the parameter.
As a test vehicle for the above idea, the nonlinear expression
employed to represent the drain-source current source of the device
is [43]:
Ids = Idss · exp
(
−
(
V δgiflch/µ
))
· (Vgiteff )(E+KE ·Vgsi ) ·
(
1 +
Ssvdsi
Idss
)
· tanh
(
SL · vdsi
Idss · (1−KG · vgsi)
)
(7)
Reproduced courtesy of The Electromagnetics Academy
Progress In Electromagnetics Research, Vol. 124, 2012 171
where
vgiteff =
1
2 · η · (χ · vgit + vgitlch) (8)
vgitlch = ln (2 · cosh (χ · vgit)) (9)
vgiflch = ln (2 · cosh (vgif )) (10)
vgit = vgsi − (Vp + γ · vdsi) ; vgif = vgsi − VPF (11)
In its present form this is a standard nonlinear DC model for the device
and a fuller description of this DC model together with experimental
results and the parameter extraction process can be found in the quoted
reference. It is used here since it provides good accuracy from a
DC point of view and is particularly suited to applications where the
accurate simulation of intermodulation distortion is important. It also
illustrates the remarks made earlier that the proposed new simulation
approach can be applied to many of the existing expressions for Ids .
To convert this standard DC model to a model able to simulate
the DC and dynamic behavior of the device, including therefore self-
heating and trapping effects, it is only necessary to replace the model
parameters in the above equations by the new dynamic parameters
through expressions (3) and (4) (pi parameter would be: Idss , VP ,
VPF, γ, χ, η, KG, SL, SS , KE E, µ, and δ). For the purposes of this
paper it can be assumed that this process has been performed.
3.2. Gate-Source and Gate-Drain Junctions
For completeness, the expressions employed to model the nonlinear
gate-source and gate-drain current sources (Igs (Vgs), Igd (Vgd )) and
capacitances (Cgs (Vgs), Cgd (Vgd )) [44] are stated below.
Igx = Inss · (exp(α · Vgx )− 1) (12)
Cgx = Cgx0 +
ACgx
2
· (1 + tanh [KCgx · (Vgx − VCgx )]) (13)
where “x” refers to “s” or “d”.
4. THERMAL EFFECTS MODELING
4.1. Incorporation of Thermal Effects into Ids Current
Source
As mentioned above, the effects of ambient temperature are introduced
into the DC model for Ids using expression (6). The effects of self-
heating are incorporated in the model in an implicit manner. It should
be remembered that the parameters of the model implicitly includes the
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effects of the power dissipated in the device as the operating conditions
are varied.
The λi and βi parameters, which define the dynamic conditions,
are assumed to be temperature-independent. This assumption does
not degrade the model accuracy unduly. It should be noted that
the dynamic I-V characteristics are measured using a pulse system
which enables full control of the measurement frequency, rise time
and width of the pulses. The conditions employed ensure that the
dynamic potentials applied to the device do not cause self-heating.
The parameters which model thermal effects in Ids are determined
uniquely from the DC I-V characteristics of the device measured at
different ambient temperatures.
Although the above thermal equation could be introduced for each
parameter of the basic DC model, in many cases it is sufficient to only
consider those parameters which have a primary role in defining the
DC value of Ids . To a large extent this will depend on the model in use
and the application. For the purposes of this paper, all the parameters
defining the DC behavior of the device in the expression for Ids were
included from a thermal point of view.
4.2. Incorporation of Thermal Effects into Gate-source and
Gate-drain Junctions
In order to model the effects of ambient temperature on the gate-source
and gate-drain capacitance it has been assumed that parameters Cgx0 ,
ACgx , KCgx , and VCgx associated with each junction capacitance Cgs
and Cgd (13) vary with temperature in the linear fashion:
Cgx0 = Cgx0T0 + Cgx0T · (T − T0) (14)
ACgx = ACgxT0 + ACgxT · (T − T0) (15)
KCgx = KCgxT0 + KCgxT · (T − T0) (16)
VCgx = VCgxT0 + VCgxT · (T − T0) (17)
where Cgx0T0 , ACgxT0 , KCgxT0 , and VCgxT0 are the value of the
parameters Cgx0 , ACgx , KCgx , and VCgx at the reference temperature
T0 and Cgx0T , ACgxT , KCgxT , and VCgxT define the temperature
dependence of these parameters.
All the parameters defining Igs and Igd (12) were considered to
be ambient temperature-dependent. For this case their temperature
dependence was assumed to be of the form:
Inss = Inss0 · exp
(
InssT ·
(
T
T0
− 1
))
(18)
α = α0 · exp
(
αT ·
(
T
T0
− 1
))
(19)
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where Inss0 and α0 are the parameter values of Inss and α at the
reference temperature T0. InssT and αT simulate the temperature
dependency of the previously described parameters.
5. MODEL TOPOLOGY AND PARAMETERS
ESTIMATION STRATEGY
The topology of the nonlinear model employed is shown in Fig. 6.
Notice the inclusion of the elements associated with the package of
the device which are relevant for the test MESFET considered in this
paper. For those cases where an on-wafer device is under consideration,
the relevant elements should be removed from the model topology.
The complete model parameters extraction process could be
summarized as follows:
Step 1) Using cold S-parameters measurements [45, 46] at the
reference temperature T0 (+27◦C), the parasitic and extrinsic
elements of the model are extracted and optimized over the
frequency range of interest.
Step 2 Once the parasitic and extrinsic elements have been de-
embedded, the bias and temperature-dependent intrinsic elements
are extracted using multi-bias S-parameters measurements over
the temperature range of interest (−70◦C to +70◦C).
Step 3) The parameters of the Igs and Igd current sources are
extracted from forward current (Igs -Vgs , Igd -Vgd ) measurements
over the temperature range of interest.
Step 4) The DC I-V output characteristics of the device are measured
over the bias range of interest at the reference temperature T0.
The parameters of the nonlinear DC model are extracted and
optimized to provide the best possible fit to the measured data.
Once this process is completed, these DC parameters are treated
as constant and referenced to T0.
Step 5) The process described in step 4 is repeated at different
ambient temperatures and the parameters that model thermal
effects are extracted and optimized against the measured data
at all temperature points.
Step 6) Using the pulsed output I-V characteristics of the device,
measured at T0, from five different static bias points (key operating
points) ((Vgs = 0, Vds = 0); (Vgs (pinch-off), Vds = 0); (Vgs = 0,
Vds max); (Vgs (pinch-off), Vds max); (Vgs (50%Idss), Vds max/2)), the
λi and βi parameters of (3) are estimated and optimized to yield
the best accuracy to all five output characteristics. Clearly, this
process requires the use of the parameters (step 4) which simulate
the DC I-V behavior of the device.
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6. SIMULATION AND EXPERIMENTAL RESULTS
6.1. Test Devices
To demonstrate the accuracy of the approach presented, the MGF1923
GaAs MESFET from Mitsubishi Semiconductors and the 8 × 75 µm
AlGaN/GaN HEMT from III-V LAB were used as test vehicles.
Similarly good results have, however, been achieved with devices (of
varying gate-widths and number of fingers) from other manufacturers.
6.2. GaN HEMT Experimental Results
In order to demonstrate the validity of the model topology as well as the
accuracy of the expressions and methodology described in simulating
high power devices, the parameters of Ids for the GaN device were
measured. The parameters extraction process ensured that the DC and
dynamic characteristics as a function of ambient temperature could be
assessed. The parameters associated with the Ids current source are
shown in Table 1.
Figure 7 shows the measured and simulated DC I-V characteris-
tics for the device at two ambient temperatures. The excellent fit near
pinch-off and deep in saturation is worthy of note. The fact that this
accuracy is maintained over a relatively wide temperature range is also
worthy of note.
Figure 8 shows the measured and simulated pulsed I-V curves
for the device at three different temperature points. For the −70◦C
case the starting DC bias conditions correspond to Vgscc = −3V,
Vdscc = 5 V. For the +27◦C case the starting DC bias conditions
were Vgscc = −4V, Vdscc = 20 V and, finally, for the +70◦C case the
starting DC bias conditions were Vgscc = −1V, Vdscc = 10 V.
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Figure 7. GaN HEMT measured (circles) and simulated (solid lines)
DC I-V characteristics at (a) −70◦C and (b) +70◦C. Vgs range from
−4V to 0V with a voltage step size of 0.5 V.
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Table 1. GaN HEMT Drain-Source current source model parameters.
DC and their correspondent thermal parameters
Parameter
DC value @
To (Pi DCTo)
Thermal
parameter
Value
p1: Idss 443.26 (mA) k1 −1.0061 · 10−3 (A/K)
p2: VP −2.2467 (V) k2 −1.95 · 10−3 (V/K)
p3: VPF 0.7012 (V) k3 2.4568 · 10−4 (V/K)
p4: γ −0.0657 k4 9.9949 · 10−5 (K−1)
p5: χ 0.962 k5 −1.6190 · 10−3 (K−1)
p6: η 3.612 k6 −6.6054 · 10−3 (K−1)
p7: KG 73.223 (V
−1) k7 6.8329 · 10−1 (V−1/K)
p8: SL 24.8032 k8 2.3443·10−1 (K−1)
p9: SS 423.844 (mA/V) k9 9.9356 · 10−4 (A/(V·K))
p10: KE −0.7593 (V−1) k10 −7.6036 · 10−4 (V−1/K)
p11: E -2.8967 k11 −3.7347 · 10−3 (K−1)
p12: µ 0.2892 k12 −4.1814 · 10−4 (K−1)
p13: δ 0.3102 k13 6.4947 · 10−5 (K−1)
Dynamic parameters
Parameter Value (V−1) Parameter Value (V−1)
λ1 2.3899 · 10−1 β1 1.0257 · 10−2
λ2 −1.3725 · 10−1 β2 −1.3897 · 10−2
λ3 −8.5789 · 10−3 β3 2.1935 · 10−2
λ4 −2.3580 · 10−2 β4 −2.3788 · 10−3
λ5 1.1425 · 10−1 β5 −1.2729 · 10−2
λ6 1.4924·10−2 β6 −1.2687 · 10−2
λ7 −1.9131 · 10−1 β7 −8.6126 · 10−3
λ8 −2.4482 · 10−1 β8 3.3526 · 10−4
λ9 −1.6628 · 10−1 β9 8.1041 · 10−3
λ10 −6.3628 · 10−2 β10 −7.9717 · 10−3
λ11 −1.5226 · 10−1 β11 −8.6968 · 10−3
λ12 7.7157·10−2 β12 −2.0771 · 10−3
λ13 1.5324·10−2 β13 −7.4605 · 10−3
Parasitic resistances
Rg = 0.8 Ω; Rd = 1.2 Ω; Rs = 0.6 Ω
As with the DC case previously, the accuracy of the model in
representing the dynamic characteristics is high. The precision near
pinch-off and saturation across the three temperature point is, for
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Figure 8. GaN HEMT measured (circles) and simulated (solid lines)
pulsed I-V characteristics at (a) −70◦C, (b) +27◦C and (c) +70◦C.
Vgs range from −4V to 0 V with a voltage step size of 0.5 V.
example, excellent. As can be seen this particular device is quite
dispersive but the accuracy of the results highlights the effectiveness
of the λi and βi parameters in simulating the trapping effects.
Similarly good results were obtained at other bias and
temperature points. It is also worth noting that the test conditions
demonstrated here were different to those used in the parameters
estimation/optimization process.
6.3. MGF1923 GaAs MESFET Experimental Results
As with the previous case, in this section we demonstrate the accuracy
of the modeling approach with a lower power GaAs MESFET. In
Table 2, the parameters associated with the Ids current source are
shown.
Table 3 shows the extrinsic, packaging-related and intrinsic
parameter values. Finally, Table 4 shows the parameters associated
with the gate-source and gate-drain junctions, including the thermal
modeling parameters.
Figure 9 shows the experimental and simulated DC I-V curves
for the device at two different ambient temperatures. As can be seen,
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Table 2. MGF1923 drain-source current source model parameters.
DC and their correspondent thermal parameters
Parameter
DC value @
To (Pi DCTo)
Thermal
parameter
Value
p1: Idss 80.703 (mA) k1 3.0863·10−4 (A/K)
p2: VP −1.0006 (V) k2 −4.9478 · 10−3 (V/K)
p3: VPF 1.5865 (V) k3 4.0932·10−3 (V/K)
p4: γ −0.2204 k4 1.554·10−4 (K−1)
p5: χ 2.5268 k5 1.2362·10−2 (K−1)
p6: η 10.6678 k6 7.0145·10−2(K−1)
p7: KG −0.0285 (V−1) k7 5.0438 · 10−4 (V−1/K)
p8: SL 0.226 k8 7.7293·10−4 (K−1)
p9: SS 17.95 (mA/V) k9 −4.8846·10−5 (A/(V· K))
p10: KE −0.9899 (V−1) k10 8.3934 · 10−4 (V−1/K)
p11: E −0.9181 k11 1.7394·10−4 (K−1)
p12: µ 0.8186 k12 −1.7036 · 10−3 (K−1)
p13: δ 0.3714 k13 −1.7808 · 10−3 (K−1)
Dynamic parameters
Parameter Value (V−1) Parameter Value (V−1)
λ1 6.3759 · 10−3 β1 −1.6558 · 10−1
λ2 −4.2069 · 10−2 β2 −3.8408·10−2
λ3 3.0674 · 10−1 β3 −9.1495 · 10−2
λ4 −2.3610 · 10−1 β4 6.2167 · 10−2
λ5 −6.6742 · 10−2 β5 −5.9005 · 10−2
λ6 3.2157·10−3 β6 −2.5832·10−2
λ7 -2.1194 β7 −1.7585
λ8 −1.2333·10−2 β8 −1.6711·10−1
λ9 −2.6897·10−1 β9 2.2419·10−2
λ10 −9.0582·10−2 β10 1.3147·10−2
λ11 −2.1508·10−1 β11 1.0517·10−1
λ12 1.0966·10−1 β12 −3.4334·10−2
λ13 −3.7102·10−1 β13 −8.5548·10−4
the accuracy of the model in simulating the DC characteristics of the
GaAs device as a function of bias and ambient temperature is as good
as for the GaN transistor.
In Fig. 10, we show the measured and computed dynamic
characteristics of the device at three different static bias and ambient
Reproduced courtesy of The Electromagnetics Academy
178 Chaibi etal.
Table 3. MGF1923 drain-source current source model parameters.
Packaging and extrinsic elements
Inductances Capacitances Resistances
Lpg = 99.67 pH;
Lpd = 0.2 nH
Lg = 0.58 nH;
Ld = 0.62 nH
Ls = 62.42 pH
Cpg = 0.14 pF
Cpd = 0.156 pF
Cpgd = 17.42 fF
Cgg = Cdd = 1 pF
Rg = 1.82 Ω
Rd = 1.58 Ω
Rs = 1.52Ω
Rgg = Rdd = 10 MΩ
Intrinsic elements
Ri = 5.8 Ω; τ = 4.42 ps; Cds = 0.13 pF
Table 4. MGF1923 gate-source and gate-drain rectifying junctions
parameters.
Gate-Source Junction Capacitance
Cgs0T0 = 0.12 (pF); ACgsT0 = 0.303 (pF);
KCgsT0 = 0.94 (V
−1); VCgsT0 = −1.42 (V);
Cgs0T= 1.4031·10−3 (pF/K); ACgsT = −1.96 · 10−3 (pF/K)
KCgsT = 1.031 · 10−3 (V−1/K); VCgsT = 4.017 · 10−3 (V/K)
Gate-Drain Junction Capacitance
Cgd0T0 = 23.387 (fF); ACgdT0 = 98.361 (fF);
KCgdT0 = 1.58 (V
−1); VCgdT0 = −0.89 (V)
Cgd0T = −4.7803 · 10−2 (fF/K); AcgdT = −1.6865 · 10−1 (fF/K)
KCgdT = −2.8071 · 10−3 (V−1/K); VCgdT = 1.2583 · 10−3 (V/K)
Gate-Source and Gate-Drain nonlinear current sources
Inss0 = 3.52 · 10−11 (A);
α0 = 28 (V
−1) InssT = 21.684;
αT = −0.675
temperature points. For the −70◦C case the starting DC bias
conditions correspond to Vgscc = −0.4V, Vdscc = 2 V. For the
+27◦C case the starting DC bias conditions were Vgscc = −1.6V,
Vdscc = 1 V. For the +70◦C case the starting DC bias conditions
were Vgscc = −0.8V, Vdscc = 4 V. As with the DC case previously, the
accuracy of the model in representing the dynamic characteristics is
very good.
In Fig. 11, we show the measured and simulated scattering
parameters of the device over the 0.4 to 15 GHz frequency range at
three different ambient temperature points. For the −70◦C case the
DC bias conditions correspond to Vgscc = −1.2V, Vdscc = 4V. For the
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Figure 9. MGF1923 measured (stars) and simulated (solid lines)
DC I-V characteristics at (a) −70◦C, and (b) +70◦C. Vgs range from
−1.6V to 0 V with a voltage step size of 0.2 V.
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Figure 10. MGF1923 measured (stars) and simulated (solid lines)
pulsed I-V characteristics at (a) −70◦C, (b) +27◦C, and (c) +70◦C.
Vgs range from −1.6V to 0 V with a voltage step size of 0.2V.
+27◦C case the DC bias conditions were Vgscc = −0.6V, Vdscc = 3 V.
For the +70◦C case the DC bias conditions were Vgscc = −1V,
Vdscc = 2V. The results show good agreement between the model
and the measured data and this was found to be the case over a wide
bias area.
Figures 12 and 13 show the measured and simulated single-tone
output power, at the fundamental frequency (fo) and at the higher
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Figure 11. MGF1923 measured (symbols) and simulated (solid
lines) scattering parameters over the 0.4 to 15 GHz frequency range
at (a) −70◦C, (b) +27◦C, and (c) +70◦C.
harmonic components (second (2fo) and third order (3fo) harmonic),
and gain at three different bias and temperature points. For the −70◦C
case the DC bias conditions correspond to Vgscc = −1.6 V, Vdscc = 5 V
and the frequency corresponds to 1 GHz. For the +27◦C case the DC
bias conditions were Vgscc = −0.6V, Vdscc = 3 V and the frequency was
5.8GHz. For the +70◦C case the DC bias conditions were Vgscc = 0 V,
Vdscc = 3V and the frequency was 8GHz. These results show excellent
agreement between the model and the measured data. The results
demonstrate the suitability of the model for large-signal applications.
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Figure 12. MGF1923 measured (symbols) and simulated (solid lines)
output versus input power at (a) −70◦C, (b) +27◦C, and (c) +70◦C.
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Figure 13. MGF1923 measured (symbols) and simulated (solid lines)
gain versus input power at different ambient temperatures.
7. CONCLUSION
A new nonlinear model for low and high power GaAs and GaN
devices (MESFETs, HEMTs) which accurately simulates the I-V
characteristics of the device under static and pulsed conditions over
a wide ambient temperature range has been presented. These claims
are supported with extensive experimental data acquired under static
and dynamic conditions over a broad ambient temperature range.
The results presented demonstrate the ability of the model to
simulate thermal and trapping effect on the I-V characteristics. The
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data presented shows how the model can track the dependence between
traps, self-heating and ambient temperature in a relatively simple but
accurate manner.
The accuracy of the model when simulating the RF and/or
microwave performance of the device at any operating bias and
temperature point has also been validated under small-signal and
large-signal conditions. Scattering parameters and output versus input
power tests, for example, demonstrate the accuracy of the model under
these conditions.
The proposed approach combines high accuracy with relatively
few model parameters and a simple parameter estimation process. The
approach presented can be applied to existing DC models to improve
their range of application and accuracy.
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